Low power combinational circuit based on Pseudo NMOS logic

نویسندگان

  • Rajeev Kumar
  • Vimal Kant Pandey
چکیده

Different logic families have been proposed from several years to improve the performance of the high speed circuits. Mostly used logic family is CMOS which requires equal number of nMOS and pMOS transistor but in some application it may be required to reduce the area. Pseudo nMOS logic is one of the alternative for that .In this paper, NOR-XOR, NAND-XOR and other combinational circuit using pseudo NMOS logic is proposed. The performance of the circuits is measured in terms of power consumption, delay and power delay product and the results are compared with existing standard pseudo nMOS logic circuit for different logic functions. All the circuits are simulated using TSpice on 180nm CMOS technology.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Low Power Combinational and Sequential Circuits with Adiabatic Complementary Pass-Transistor Logic (ACPL)

This paper presents low-power characteristics of adiabatic complementary pass-transistor logic (ACPL) using four-phase AC power supply. Adiabatic CPL circuits consist of pure NMOS transistors, use CPL blocks for evaluation and bootstrapped NMOS switches to eliminate non-adiabatic loss of output loads. In this paper, combinational circuit (4-bit ripple carry adder) and sequential circuit (4-bit ...

متن کامل

High-performance and Low-power Clock Branch Sharing Pseudo-NMOS Level Converting Flip-flop

Multi-Supply voltage design using Cluster Voltage Scaling (CVS) is an effective way to reduce power consumption without performance degradation. One of the major issues in this method is performance and power overheads due to insertion of Level Converting Flip-Flops (LCFF) at the interface from low-supply to high-supply clusters to simultaneously perform latching and level conversion. In this p...

متن کامل

Reconfigurable pseudo-NMOS-like logic with hybrid MOS and single-electron transistors

A novel reconfigurable hybrid single electron transistor/MOSFET (SETMOS) circuit architecture, namely, reconfigurable pseudo-NMOS-like logic is proposed. Based on the hybrid SETMOS inverter/buffer circuit cell, reconfigurable pseudo-NMOS-like logics that can work normally at room temperature are constructed. This kind of reconfigurable logic can implement up to 2n sorts of functions at n inputs...

متن کامل

Quaternary Logic Circuits in 2-jum CMOS Technology

Novel quaternary logic circuits, designed in 2-u.m'CMOS technology, are presented. These include threshold detector circuits with an improved output voltage swing and a simple binary-to-quaternary encoder circuit. Based on these, the literal circuits, the quaternary-tobinary decoder, and the quaternary register designs are derived. A novel scheme for improving the power-delay product of pseudo-...

متن کامل

IJSRD - International Journal for Scientific Research & Development| Vol. 2, Issue 12, 2015 | ISSN (online): 2321-0613

Low power and high speed digital circuits are basic needs for any of digital circuit; De-multiplexer is a basic circuit for any digital circuit. In this paper demultiplexer has been designed using CMOS, transmission gate pseudo nmos logic. The performance of designs has been compared in terms of power consumption, delay and transistor counts. The proposed design demonstrates the superiority in ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2014